Get your Emails warmed up and ready to send

Build sender reputation and reach more inboxes with automated email warmup.

Warm up your emails

Starting at $49/month

Start Warming Up

Mohammed Eladawy

Verification Engineer @Semidynamics

Barcelona, ES
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Mar 2023 — Present

Verification Engineer @Semidynamics

Barcelona, ES

EDUCATION

2003 — 2006

Ras Al Khaimah Secondary School

High School/Secondary Certificate Programs, Very good

2006 — 2011

Cairo University

Bachelor's degree, Electrical, Electronics and Communications Engineering, Good

N/A

Cairo University

Master's degree, Electrical, Electronics and Communications Engineering, (GPA 3.2/4.0)

ABOUT MOHAMMED ELADAWY

I got my BSc and MSc in Electronics and Electrical Communication Engineering from the Faculty of Engineering, Cairo University, 2011 and 2019, respectively.*+5 years of experience on digital design/verification and FPGA prototyping include- Transforming Matlab/C system model to efficiently synthesizable RTL code- Architecture design, RTL development, implementation and verification (functional and Gate Level Simulation verification), FSM, and multiple clock domain designs- Synthesizing, implementing, and solving static timing analysis problems using Xilinx FPGA design flow- Following up with frontend and backend team to resolve linting, synthesis, and implementing issues *+2 years of experience in verification include- SystemVerilog verification for assertion and Coverage - Building a UVM verification environment for direct and random test * my experience include- programming language ( Verilog, SystemVerilog, C/C++, MATLAB, UNIX shell scripting, MAKEFILE )-Tools ( MATLAB, Questasim, Xcellium, Synopsis VCS, Synopsis Verdi, Synopsis Design Compile and Xilinx Vivado, and, Xilinx SDK)*+10 years using Linux OS

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.