Swarup Kamerkar
Physical Design @Synopsys Inc
Pune Division, MH, IN
EMAILS
MOBILE NUMBERS
+91 *********19
Signup · Get unlimited contacts
WORK HISTORY
Dec 2019 — Present
Physical Design @Synopsys Inc
View department →
Pune, IN
Physical design
EDUCATION
1991 — 1995
Thadomal Shahani Engg College
B E, Electronics
1996 — 1998
Indian Institute of Technology, Bombay
M tech, Communication
SKILLS
ArmModelsimVhdlFunctional VerificationLvsDrcSocRtl DesignDebuggingFpgaAsicVlsiIntegrated Circuit DesignHardware ArchitecturePhysical DesignSystem on a Chip (Soc)Digital Signal ProcessorsPeople SkillsVerilogApplication-Specific Integrated Circuits (Asic)TclArm ArchitectureVery-Large-Scale Integration (Vlsi)DftField-Programmable Gate Arrays (Fpga)
ABOUT SWARUP KAMERKAR
Hardware Design Specialties: Physical Design, Physical Verification
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.