Shashank Shrivastava

Senior Technical Lead @Wipro

Bengaluru, KA, IN
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Jun 2023 — Present

Senior Technical Lead @Wipro

View department →

Bengaluru, IN

Performance Verification, AI

EDUCATION

2002 — 2006

BIT Durg

Bachelor of Engineering (B.E.), Electronics and Telecommunication Engineering

2007 — 2009

IIIT Hyderabad

Master of Technology (M.Tech.), VLSI and Embedded Systems

SKILLS

TclSocPhysical DesignVlsiVery-Large-Scale Integration (Vlsi)DebuggingApplication-Specific Integrated Circuits (Asic)Processor DesignRtl CodingDesign CompilerXilinxSystemverilogSataHardware ArchitectureFormal VerificationCLow-Power DesignArmModelsimFunctional VerificationAmba AhbFpgaAsicOpen Verification MethodologyRtl DesignProcessorsPcieI2cVerilogNcsimVmmPci ExpressSystem VerilogSemiconductorsField-Programmable Gate Arrays (Fpga)CompilersLogic SynthesisTiming ClosureLogic DesignIntegrated Circuit Design

ABOUT SHASHANK SHRIVASTAVA

14+ Years of Experience in Functional Verification at Block,IP, Sub-Systerm, Full-Chip and Full-System Level. Hands on Experience with Low Power Verification at both RTL and netlist level and Formal Verification as well. Worked on Full Verification Cycles covering from developing VIPs to Functional Coverage and closure with VHDL +OSVVM and SV + VMM/OVM/UVM. Experience with Protocols like PCI,PCIe,I2C, AHB, AXI,AXI Stream and SATA. Worked on Inter-Processor Communication with Interrupt Handlers. Working Knowledge on MIPI CSI-2, D-PHY, CXL, eMMC and USB as well. Worked on Cryptographic algorithms, X-prop simulations and Performance Verification as well. Elementary knowledge on JTAG and 5G.

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.