Sekhar Godavarthi

Principal Design Engineer @Cadence

Hyderabad, TG, IN
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Sep 2024 — Present

Principal Design Engineer @Cadence

View department →

Hyderabad, IN

EDUCATION

2021 — 2024

Indian Institute of Technology, Roorkee

M.tech, VLSI

2014 — 2014

C-DAC HYDERABAD

Verilog Certification Course, Verilog

2008 — 2010

Vasavi Junior college

Intermediate, maths,physics,chemistry

2007 — 2008

Sindhu School

SSC, SSC

2014 — 2015

VEDA IIT

VLSI Course , VLSI

2010 — 2014

Jawaharlal Nehru Technological University, Kakinada

B.Tech, Electronics and communication

SKILLS

Analog Layout DesignMixed-Signal Ic DesignMatlabVery-Large-Scale Integration (Vlsi)VhdlSimulationsCmosCVerilogDigital ElectronicsXilinx IseCadence VirtuosoVlsiCore JavaPerlTcl-TkSkillWindowsAnalog Circuit DesignElectronicsTeam LeadershipMixed SignalTclUnix

ABOUT SEKHAR GODAVARTHI

Analog Circuit Design Engineer with 10+ years of experience. Work experience in SerDes (USB2.0 and HDMI)and CMOS Image Sensors. Work experience in CMOS FINFET (14nm) and FDSOI (22nm) and Planar (65nm) technologies. Designed Voltage mode driver, Current mode driver, Differential Receiver, Band Gap Reference, Design of RAMP ADC, Low noise Ramp Gen, Low Jitter Oscillator, LDO, and Comparators. Involved in Silicon bring-up work and Silicon Validation works.Possess good programming skills and good at automating tasks.

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Sekhar Godavarthi — Principal Design Engineer at Cadence in Hyderabad, TG, IN | Unifers