Krishnendu Banik
Senior Rtl Design Engineer @Ignitarium
Signup · Get unlimited contacts
WORK HISTORY
Senior Rtl Design Engineer @Ignitarium
EDUCATION
Neotia Institute Of Technology, Management and Science (Formerly ITME)
B.Tech., Electronics and Communications Engineering
Vellore Institute of Technology
M. Tech. , VLSI Design
ABOUT KRISHNENDU BANIK
I am a working professional as a Digital Design Engineer having experience in implementing FPGA based DSP algorithm in ZYNQ Ultrascale+ mpsoc and rfsoc FPGA environment, performing board bring up procedures and developing test scripts for validation. I also worked on FuSa(functional safety) related project for automotive SoC. Experienced in CDC Verification, Lint checks, DSP Algorithms, Verilog, VHDL, post synthesis debugging, Power aware design implementations, FPGA Debug, timing analysis, board bring up, test/automation scripts (TCL), FPGA validation.
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.