Jifeng Chen

Dfx Dft @Rivos Inc

Austin, TX, US
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Nov 2021 — Present

Dfx Dft @Rivos Inc

View department →

Server/chiplet DFX/DFT Architecture, Methodology, Solution, Flow, Implementation, MBIST, Silicon Bringup, Debug, and more (SSN and legacy modes, EDT vs Codec, lower power DFT vs ATPG efficiency.)

EDUCATION

N/A

Xidian University

BE, Telecommunications Engineering

N/A

Xidian University

ME, Telecommunications Engineering

2010 — 2013

University of Connecticut

Doctor of Philosophy (Ph.D.), Electrical and Computer Engineering

N/A

University of Arizona

MS, Electrical and Computer Engineering

SKILLS

VlsiCC++SimulationsAlgorithmsHspiceLatexModelingTclPrimetimeStatic Timing AnalysisData AnalysisLinuxPspiceDftCadenceAsicSemiconductorsCharacterizationVhdlCadElectronicsHardware DesignProtelXilinxProgrammingIntegrated Circuit DesignModelsimSimulationWindowsPcb DesignEdaSpiceTestingCadence VirtuosoOptimizationPerlDigital ElectronicsTiming ClosureCmos

ABOUT JIFENG CHEN

DFx/DFT-aholic

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.