Jason Pavloff

Sr Ic Mixed Signal Layout Designer @Cirrus Logic

Austin, TX, US
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Nov 2021 — Present

Sr Ic Mixed Signal Layout Designer @Cirrus Logic

View department →

US

EDUCATION

1995 — 1995

Gerred Corporation (Mask design school)

Cmos Layout Class

1991 — 1995

Oak Ridge High School

Diploma, Drafting 1, 2, Adv Drafteing1, Adv. Dafting 2

1995 — 1995

American River College Cmos Design Class

Mask Design CMOS1, CMOS2, CAD1, CAD2

2011

Texas State University

BS, Electrical Engineering

1994 — 1995

Sierra College

ROP (Advanced Isometric Mechanical Drafting)

SKILLS

SemiconductorsComparatorsWirelessPadsIpfilterDacAnalog Circuit DesignBluetoothMixed SignalTransmittersLinuxDebuggingPhysical DesignOscillatorsAsicPllDrcFlash MemoryMixersLvdsVcoUartLnaMultiplexersI/OHerculesAnalogLayoutLvsAnalog DesignRfCadence VirtuosoUnixEsdFloorplanningCmos

ABOUT JASON PAVLOFF

To obtain a direct Lead Mask Design position that challenges me, yet allows growth within the company and an opportunity to advance my knowledge and skills.Specialties: Unix, VXL, IC-Craftsman router, EAD, Totem, physical verification tools such as: Assura, Caliber, Niagra, Dracula, and Hercules. Strong pad ring generation, strong I/O experience. Strong understanding of semiconductor device physics and transistor issues. Last but not least, excellent communication and people skills-I\'ve created and implemented, a unique scheduling technique, that has proven results to help hit tapeout dates. Cadence 5.1 - 6.1.4 IC-Craftsman router experience with \"do\" files EDGE (pre-Cadence)Process:TSMC - 12 no, 40nm, 65nm, 90nm.13u.18u.36uIBM - 22nm, 32nm, 45nm, 90nm, SMIC.13uTI - 45nm

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Jason Pavloff — Sr Ic Mixed Signal Layout Designer at Cirrus Logic in Austin, TX, US | Unifers