Ananya Nair
Intern - Design Engineering @Cadence
Kochi, KL, IN
EMAILS
MOBILE NUMBERS
+91 *********19
Signup · Get unlimited contacts
WORK HISTORY
Jun 2025 — Present
Intern - Design Engineering @Cadence
View department →
Bengaluru, IN
Post-Silicon System Validation Team
ABOUT ANANYA NAIR
Intern @ Cadence | Former ASIC Intern @ NVIDIA | MEC
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.