About Zheng Luo
Seasoned ASIC designer with experience in both hand-on practice and technical…
Experience
Present
Skills
- Wireless
- Analog
- Timing Closure
- Debugging
- Static Timing Analysis
- Semiconductors
- Digital Signal Processors
- Embedded Systems
- Verilog
- Rtl Design
- Soc
- Primetime
- Dft
- Integrated Circuit Design
- Functional Verification
- Mixed Signal
- Asic
- Vlsi
- Ic
- Low-Power Design
- Arm
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.