Zeeshan Ahmad
TestChip Physical Design | Memory layout | Analog Layout
- Role
- Staff Engineer at STMicroelectronics
- Location
- South Delhi, DL, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Zeeshan Ahmad
4 years of Experience in Physical Design & Verification of Test chips…
Experience
Staff Engineer
Apr 2024 — Present · Noida, IN
Education
City Montessori School, Lucknow
Highschool
2001 — 2006
Jamia Millia Islamia
Bachelor's degree
2008 — 2012
Unity college, lucknow
Intermediate
2006 — 2008
Skills
- C
- Windows
- Microprocessors
- English
- C++
- Vhdl
- Memory Layout
- Vlsi
- Matlab
- Html
- Embedded Systems
- Very-Large-Scale Integration (Vlsi)
- Pspice
- Sram
- Cadence Virtuoso
- Tcl
- Physical Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.