Yogesh C
Analog design engineer at Synopsys, Inc
- Role
- Analog Design Engineer at Synopsys Inc
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Yogesh C
Actively looking for 6 months internship and Full time opportunities.I am a final year B. Tech student in ECE at NIT Surat, an aspiring VLSI engineer with a strong foundationin circuit design and EDA tools such as Cadence Virtuoso and Xilinx Vivado.
Experience
Analog Design Engineer
Jul 2025 — Present · Hyderabad, IN
Education
Sardar Vallabhbhai National Institute of Technology, Surat
Bachelor of Technology - BTech, Electronics and Communications Engineering
Narayana Junior College
MPC, Telangana State Board of Intermediate Education
2019 — 2021
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.