Yogeendra B N
Layout/Mask Design at Intel Corporation
- Role
- Layout Mask Design at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Layout Mask Design
May 2019 — Present
Education
Bangalore University
Bachelor of Engineering
1993 — 1997
Skills
- Asic
- Verilog
- Vlsi
- Embedded Systems
- C
- Soc
- Debugging
- Embedded Software
- Analog Circuit Design
- Layout Design
- Ic
- Mixed-Signal Ic Design
- Semiconductors
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.