Yi Zheng
Design Verification Engineer at NXP Semiconductors
- Role
- Design Verification Engineer at NXP Semiconductors
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Yi Zheng
I am a design verification engineer at NXP Semiconductors with experience at SystemVerilog, IP functional verification and SoC level verification.
Experience
Design Verification Engineer
Jun 2020 — Present · Austin, TX, US
Education
Huazhong University of Science and Technology
Bachelor's degree, Electrical and Electronics Engineering
2014 — 2018
Guangzhou Zhixin High School
High School Diploma
2011 — 2014
The University of Texas at Austin
Master's degree, Electrical and Electronics Engineering
2018 — 2020
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.