Yeshwanth Parasubotu
Analog Design Engineer @TI || IIT Bombay || M.Tech in SSD
- Role
- Analog Design Engineer at Texas Instruments
- Location
- Vizianagaram, AP, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Yeshwanth Parasubotu
Strong fundamental knowledge in Analog and digital circuit design.
Experience
Analog Design Engineer
Jul 2024 — Present · Bengaluru, IN
Education
Indian Institute of Information Technology Design & Manufacturing Kancheepuram
BTech - Bachelor of Technology, electronics and communication engineering (design and manufacturing)
2018 — 2022
Ascent Classes
Intermediate education(PCM)
2016 — 2018
Sri chaitanya school Rajam
SSC
2013 — 2016
Indian Institute of Technology, Bombay
Master of Technology - MTech, Solid State Devices
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.