Yash Chaurasia
Senior Design Engineer, Silicon Labs, India
- Role
- Senior Design Engineer at Silicon Labs
- Location
- Mumbai, MH, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Yash Chaurasia
Digital design engineer proficient with dedicated IP designs, IP and SOC integration and…
Experience
Senior Design Engineer
Mar 2024 — Present · IN
Education
Vishwakarma Institute Of Technology
Electronics
2014 — 2018
Birla Institute of Technology and Science, Pilani
Master of Engineering - MEng
2019 — 2021
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.