Yagnesh Savaliya

Sr Silicon Design Engineer @AMD

Scarborough, ON, CA
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Jun 2024 — Present

Sr Silicon Design Engineer @AMD

View department →

Markham, ON, CA

EDUCATION

N/A

University of Windsor

Master of Engineering - MEng, Electrical and computer engineering

2013 — 2016

P.P savani vidhyabhavan

HSC and SSC, Science

2016 — 2020

Dharmsinh Desai University

Bachelor of Technology - BTech, Electrical, Electronics and Communications Engineering

ABOUT YAGNESH SAVALIYA

A highly innovative individual with expertise in VLSI Design and Verification seeking a dynamic work environment where I can continuously improve my knowledge and skills while making significant contributions to the growth of the organization.Key Qualification- Proficiency in writing testbenches using SystemVerilog and UVM- Expertise in writing RTL design using Verilog- Extensive experience in implementing functional verification of bus protocols (I2S, I2C, AXI4, AHB)- Hands-on experience in conducting regression testing and achieving high functional coverage- Adept in using industry-standard verification tools (Synopsys VCS, GTKWave).

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Yagnesh Savaliya — Sr Silicon Design Engineer at AMD in Scarborough, ON, CA | Unifers