Vishnu Kulkarni
Firmware Architect - R&D | Silicon Photonics | InP/InGaAs Lasers | Physics | Co Packaged Optics | Ex Cisco-Acacia | Ex Intel | MzM & Interferometers | Coherent TxRx 400G/800G/1.6T | AI Integration | Hands-on-engineer
- Role
- Senior Staff Firmware Engineer at Xscape Photonics Inc
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
About Vishnu Kulkarni
R&D engineer specializing in silicon photonics, optical transceivers, and low-level firmware development for high-speed communication systems. Experienced in post-silicon bring-up, memory/driver development, and firmware-RTL co-simulation for complex SoC and photonics-based platforms.Strong background in coherent and direct-detect optical systems, with hands-on experience across PIC-based architectures, DSP-integrated transceivers, and co-packaged optical solutions.Proven ability to own end-to-end firmware development, from bootloaders and drivers to validation frameworks, while working closely with hardware, DSP, and architecture teams.Core Expertise • Silicon Photonics & PICs: MZI modulators, ring modulators, InP, comb lasers, ROSA/TOSA • Optical Transceivers: 100G/400G (DR4, FR4, CWDM4, PSM4), QSFP-DD, CMIS 4.0, MSA • Coherent Systems: QAM, polarization, iTLA, multi-core DSP integration • Firmware Development: Bootloaders, module firmware, validation FW, wafer sort FW • Low-Level Drivers: I2C, I3C, SPI, UART, MDIO • Memory Systems: IRAM, DRAM, SRAM, SROM, Flash • Analog/Digital Interfaces: ADCs, LDOs, TIA, AGC loops, equalization • Architecture & Bring-up: Post-silicon validation, JTAG, debug tooling, platform bring-up • Co-Simulation: RTL + Firmware co-simulation frameworks • Performance: CoreMark evaluation, profiling, optimizationKey ContributionsArchitect the firmware at Xscape photonics for the ELSFP. • Led post-silicon IC bring-up, including validation planning, debug infrastructure, and platform enablement. • Designed and developed low-level firmware and APIs for PMIC/controllers and memory subsystems. • Built embedded drivers for multiple communication protocols and hardware interfaces. • Established RTL + Firmware co-simulation platform, enabling early firmware development prior to FPGA readiness. • Contributed to optical module firmware across multiple product lines including DSP-based and co-packaged optics. • Performed processor benchmarking (CoreMark) and system-level performance tuning.Silicon Photonics / Optical Systems • Working close to laser control systems, modulators (MZI, ring), and advanced photonic integration (InP, comb sources) • Experience with PIC-side firmware and control loops
Experience
Senior Staff Firmware Engineer
Apr 2025 — Present · Santa Clara, CA, US
Education
Dr. Ambedkar Institute Of Technology
Bachelor’s Degree, Electrical, Electronics and Communications Engineering
2007 — 2011
San José State University
Master's degree, Computer Engineering
2016 — 2017
San José State University
Master's degree, Computer Engineering
Skills
- C++
- Vbscript
- Dynamic Host Configuration Protocol (Dhcp)
- Internet Protocol Suite (Tcp/Ip)
- Mips Instruction Set
- Osi Model
- Python
- Manual Testing
- Istqb Certified
- Gns3
- Bmc Remedy
- Adjudication
- C
- Sql
- Test Cases
- Healthcare Information Technology
- Smart Test Manager
- Arp
- Hp Quality Center
- Riverbed
- Oss - Telecom Project
- Computer Architecture
- Wireshark
- Hp Qtp
- User Acceptance Testing
- Microsoft Office
- Mainframe Testing
- Testing
- Unix
- Requirements Analysis
- Regression Testing
- Application Lifecycle Management
- Test Planning
- Https
- Sdlc
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.