Vishal Kevat
β¨ CPU Circuit Design Intern @ Intel πΌ Ex-Intern @ Qualcomm (Nuvia CPU Circuit Design) π§βπ MS ECE | VLSI & Circuit Design | Purdue University π B.Tech β22 EEE | NIT Goa |π₯Gold Medalist
- Role
- Cpu Circuit Design Engineering Intern at Intel
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
About Vishal Kevat
I am a VLSI and Circuit Design engineer specializing in SRAM and Register Fileβ¦
Experience
Cpu Circuit Design Engineering Intern
Sep 2025 β Present Β· Austin, TX, US
Collaborating with hardware teams to develop and integrate advanced memory design methodologies, streamlining implementation workflows and improving design efficiency.β’ Performing PPA analyses on SRAM macros and proposing optimizations to improve overall memory efficiency.β’ Automated memory datasheet generation by developing a Perl script that extracts specification from lib files, compiling area, timing, and energy characteristics of memory compiler-generated instances across multiple corners.β’ Used TCL scripting to create an AVM configuration file embedding power and timing data for SRAM Register File IPs, enabling RedHawk to generate accurate current profiles and capacitance models for voltage drop analysis.
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included Β· No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.