Vishal Patel
ASIC Physical Design Implementation | Flat/Hier STA Timing SignOff | ASIC | CPU | GPU | Ex - Qualcomm | Ex - AMD | Ex - Quest Global | Ex - eInfochips
- Role
- Staff Engineer at 美商高通國際股份有限公司
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Vishal Patel
16 years of industry experience. • 14+ years of VLSI industry experience in…
Experience
Staff Engineer
Sep 2022 — Present · Austin, TX, US
Education
Gujarat University
Bachelor's Degree, Electronics and Communication
2006 — 2009
A.V.Parekh Technical Institute,Rajkot 602
Diploma in Engineering, Electronics and communication
2003 — 2006
Skills
- Static Timing Analysis
- Primetime
- Floorplanning
- Asic
- Clock Tree Synthesis
- Place & Route
- Synopsys Primetime
- Embedded Systems
- Low Power Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.