Vinoth Loganathan
Project Lead (VLSI/RTL) at Tech Mahindra
- Role
- Project Lead (Vlsi Rtl) at Tech Mahindra
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Vinoth Loganathan
I have 10+ years of experience in the FE/RTL Design.• Proficient in ASIC and FPGA design flows.• Proficient in Intel FE Design Environment and flows.• RTL Design with Lint, CDC, Synthesis, Formal Equivalence Verification (FEV), constraint promotion, flow automation and Functional Verification, FPGA Validation.• Used industry standard EDA tools for the Front-end design and verification such as, Lint : Synopsys Spyglass Lint, Mentor Graphics Design Compiler CDC : Synopsys Spyglass CDC Synthesis : Synopsys Fusion Compiler STA : Synopsys PrimeTime, Timing Analyzer in Intel FPGA Constraint promotion: Fishtail Equivalence (FEV): Cadence Conformal Debug : Synopsys Verdi FPGA tools : Intel Quartus, Xilinx ISE. Simulation tools : Mentor Graphics QuestaSim (Code Coverage, Functional Coverage), ModelSim, Xilinx I-SIM • Sound coding knowledge in Verilog HDL, System Verilog HDVL.• Designed SPI Master/Slave controller, implemented RTL for Transmitter, Receiver, Register control unit and user interfaces like APB, AXI-4 Lite, DMA • Designed the DSP blocks for SoC like single floating point arithmetic.• Managed Team of 4-5 members and taken responsibility to ramp-up two entry level engineers and manage their tasks.• Automation using Perl,c-shell,tcl and Makefile.
Experience
Project Lead (Vlsi Rtl)
Jun 2024 — Present · Bengaluru, IN
Education
Nandha College of technology
Bachelor's Degree, Electronics and Communication Engineering
2010 — 2013
Kongu polytechnic college
Diploma, Electronics and Communication
2007 — 2010
Karpagam Academy of Higher Education (Karpagam University)
Master’s Degree, VLSI Design
2013 — 2015
Skills
- C++
- Microcontrollers
- Cmos
- Cadence Encounter
- Soc
- Cadence Virtuoso
- Integrated Circuit Design
- Semiconductors
- Digital Electronics
- Cadence Virtuoso Layout Editor
- Very-Large-Scale Integration (Vlsi)
- Simulink
- Xilinx Ise
- Microsoft Office
- Vlsi
- Circuit Design
- Verilog
- Matlab
- C
- Embedded Systems
- Eda
- Application-Specific Integrated Circuits (Asic)
- Cadence
- Linux
- Modelsim
- Xilinx
- Vhdl
- Simulations
- Electronics
- Altera Quartus
- Rtl Design
- Fpga
- Asic
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.