Vinayak Patankar

Vice President, Chip and Systems Validation

Role
Vice President, Chip and System Validation at d-Matrix
Location
San Jose, CA, US
LinkedIn followers
500 followers

Experience

  1. Vice President, Chip and System Validation

    d-Matrix

    May 2020 — Present · Santa Clara, CA, US

Skills

  • Ic
  • Soc
  • C
  • Functional Verification
  • Systemverilog
  • Semiconductors
  • C++
  • Project Planning
  • Rtl Design
  • Assertion Based Verification
  • Asic
  • Uvm
  • Java
  • Verilog
  • Eda
  • Team Leadership

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Vinayak Patankar — Email, Phone Number & Contact Info | Unifers