Vikramaditya Kundur
ASIC designer with full mixed signal design flow experience.
- Role
- Asic Design, Staff Engineer at Synopsys Inc
- Location
- Seattle, WA, US
- LinkedIn followers
- 500 followers
About Vikramaditya Kundur
A believer of \"relationship and trust are key to success, retention and mutual growth\".Designer driven to deliver product through RTL-GDS flow with help of AI.
Experience
Asic Design, Staff Engineer
Feb 2024 — Present · Seattle, WA, US
UVM verification of crypto security IPs. Synthesis of security IPs. Low power design flow. Using cursor (AI driven rtl code and directed verification flows, working on AI driven UVM flows) to reduce time to market.
Education
Karnatak University
BE, Electronics and Communication
1997 — 2001
Illinois Institute of Technology
MS, EE
2004 — 2005
Skills
- Rtl Coding
- Scripting
- Hardware Architecture
- Dft
- Modelsim
- Place & Route
- Functional Verification
- Verilog
- Logic Synthesis
- Debugging
- Integrated Circuit Design
- Silicon
- Matlab
- Drc
- Digital Signal Processors
- Simulations
- Lint
- Customer Support
- Eda
- Rtl Verification
- Cmos
- Static Timing Analysis
- Tcl
- Semiconductors
- Mixed Signal
- Lvs
- Equivalence Checking
- Cadence
- Soc
- Ic
- Rtl Design
- Testing
- Fpga
- Asic
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.