Vikas Singh

M.Tech | E-VLSI | NSUT\'25

Role
Graduate Engineer at Arm
Location
Delhi, IN
LinkedIn followers
500 followers

About Vikas Singh

An enthusiastic fresher with understanding of digital system design, Verilog, System Verilog(SV), Static Timing Analysis (STA), and Clock Domain Crossing (CDC). Seeking an opportunity in the semiconductor industry. I am highly motivated to contribute to innovative projects in the field of design verification.

Experience

  1. Graduate Engineer

    Arm

    Jul 2025 — Present · Bengaluru, IN

Education

  • Netaji Subhas University of Technology

    Master of Technology - MTech

    2023 — 2025

  • G.B. Pant Govt. Engineering College

    B.tech

    2019 — 2023

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Vikas Singh — Graduate Engineer at Arm in Delhi, IN | Unifers