Vignesh Swaminathan
Silicon Design Verification Engineer at Google
- Role
- Silicon Design Verification Engineer - Pixel Tensor Soc at Google
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
About Vignesh Swaminathan
I am currently working at AMD as Core Verification and Validation engineer focusing on validating Security and Virtualization features. I had previously worked at Intel as a Design Verification and Emulation Engineer. I work in the Fullchip Verification team. o I am responsible for pre-silicon verification working closely with the Full chip Design Verification team and Emulation team using both the simulation and Emulation environment.o Worked with the team on a methodology to run UVM tests developed for simulation directly on Emulation model.o Verification lead for configuration features at fullchipo I am responsible for fullchip testbench development and releasing it to DV/Manufacturing teamsI completed my Master\'s degree in the Electrical and Computer Engineering department of Portland State University specializing in Design Verification and Validation track-TECHNICAL SKILLS• RTL Design and Verification : Verilog HDL, System Verilog, System Verilog Assertions, UVM.• Programming languages : C, C++.• EDA Tools : Synopsys VCS, Design Compiler, Mentor Visualizer, JasperGold.• Hardware : Veloce Emulator, 8085, 8086.• Scripting languages : Python, Perl, TCL-Areas of interest- Pre silicon Verification- Emulation- Using Machine learning for Verification- Computer Architecture
Experience
Silicon Design Verification Engineer - Pixel Tensor Soc
Jul 2025 — Present · Mountain View, CA, US
Education
Anna University Chennai
Bachelor's degree, Electrical, Electronics and Communications Engineering
2012 — 2016
Portland State University
Master's degree, Electrical and Computer Engineering
2016 — 2018
Skills
- Windows
- Field-Programmable Gate Arrays (Fpga)
- Visual Basic
- Application-Specific Integrated Circuits (Asic)
- Html
- Testing
- Matlab
- C++
- Java
- Arduino
- Universal Verification Methodology (Uvm)
- Microsoft Word
- Verilog
- Research
- Perl
- Raspberry Pi
- Microsoft Powerpoint
- Engineering
- Microsoft Office
- Vhdl
- Cadence
- Xilinx Ise
- Dft
- Windows Movie Maker
- Sva
- Linux
- C
- Programming
- Computer Architecture
- Static Timing Analysis
- Debugging
- Photoshop
- Python
- System Verilog
- Powerpoint
- Microsoft Excel
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.