Veysel Erçağlar

Doctoral Researcher @Huawei

Munich, DE
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Apr 2023 — Present

Doctoral Researcher @Huawei

View department →

Munich, DE

Doctoral Researcher (PhD Candidate)Munich Research CenterOptical & Quantum Communication LabFocus: Design and fabrication of LCOS (Liquid Crystal on Silicon) photonic devices for Wavelength Selective Switches (WSS).Key Responsibilities:Designed and fabricated LCOS (Liquid Crystal on Silicon) nanostructured photonic devices integrated on CMOS backplanes for Wavelength Selective Switches (WSS).Developed and established a robust negative lithography workflow via Design-Technology Co-Optimization (DTCO). Maximized process stability and significantly reduced fabrication cycle time through the direct alignment of GDS layouts and etch parameters.Led novel reduced order computational modeling techniques in COMSOL Multiphysics and Lumerical successfully simulating large scale arrays where standard finite elements methods physically failed.Architected and deployed a dynamically scalable High-Performance Computing (HPC) cluster maximizing data throughput and reducing runtime via automated, workload dependent resource allocation.Executed the complete \"Lab-to-Fab\" cycle for nanostructured photonic devices: From design and simulation to fabrication (EBL, ICP-RIE) and final testing/characterization.

EDUCATION

N/A

Ludwig-Maximilians-Universität München

Doctor of Philosophy - PhD, Physics

N/A

Çankaya Üniversitesi

Bachelor's degree, PSYCHOLOGY

N/A

Bilkent University

Master's degree, Electrical and Electronics Engineering

N/A

Antalya Bilim University

Bachelor's degree, Electrical and Electronics Engineering

ABOUT VEYSEL ERÇAĞLAR

I am an Electrical and Photonics engineer specializing in Electronic Photonic Co Design (EPCD), focused on the critical intersection of high speed mixed signal CMOS and silicon photonics. As the data communications industry scales toward 800G and 1.6T architectures, the primary bottleneck is the integration between complex optical systems and the analog front ends that drive them. My engineering philosophy is built on treating these two domains as a single integrated system.Over the past three years in industrial R&D, I have focused heavily on the physical layer of optical communications, specifically architecting and fabricating LCOS and WSS systems. My approach to photonic integration relies on comprehensive end to end execution. Rather than isolating simulation from manufacturing, I develop highly automated Python driven computational physics workflows using Lumerical and COMSOL, and directly translate those designs into cleanroom realities. By actively developing the EBL and ICP RIE fabrication processes myself, I ensure that theoretical designs are inherently robust against physical manufacturing tolerances.To fully address the challenges of EPCD, I have expanded my focus into high speed analog IC design. I am currently executing a complete tapeout for an optical transceiver analog front end utilizing the IHP SG13G2 open source PDK. This project involves architecting a 40GHz transimpedance amplifier and a 30GHz cascode differential driver tailored for 56GBaud PAM4 interconnects. I manage the entire mixed signal design flow from schematic capture and small signal analysis in Xschem and ngspice to DRC clean layouts in KLayout, deliberately structuring the physical design for bare die GSG probing and rigorous lab validation.I approach hardware development as an iterative code driven discipline where process design co optimization is an absolute necessity. As my current industrial R&D tenure concludes, I am seeking opportunities to bring this synthesis of high speed IC design and nanophotonic engineering to a team pushing the boundaries of integrated optical interconnects.Status:Visa: Full work authorization for any employer in Germany.

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.