Venu Rohit
Associate Engineer @Tech M
- Role
- Design Verification Engineer at Tech Mahindra
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Venu Rohit
The Very Large Scale Integration (VLSI) sector has consistently shown remarkable growth. The electrical devices that make up the digital world include gadgets, automation tools, and other devices that are all managed by integrated circuits or chips. Without VLSI engineers, none of this would be conceivable.With my obtained talents, I would like to contribute to this industry. As well as helping the VLSI industry and my own professional development, I would like to be a member of this industry.Here is a quick summary of what I know- Verilog- System Verilog- Universal Verification Methodology(UVM)- RTL coding- PERL- STA.Experience in Hands-On Projects- AMBA AHB to APB Bridge Verification- Router1X3 :Design using Verilog and Verification using UVM.Area of Interests- RTL Design- ASIC Verification.
Experience
Design Verification Engineer
Apr 2024 — Present · Visakhapatnam, IN
Education
MLR Institute of Technology
Bachelor of Technology - BTech
2020 — 2023
Government Polytechnic
Diploma of Education
2017 — 2020
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.