Venkata Sai Vamshi Kulluru

Physical Design & Verification Trainee @Maven Silicon

South Bend, IN, US
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Mar 2024 — Present

Physical Design & Verification Trainee @Maven Silicon

View department →

Physical Design- Executed complete Physical Design flow from synthesized netlist through floorplanning, placement, CTS, and routing- Performed static timing analysis (setup/hold), slack analysis, and timing closure- Analyzed congestion and optimized routing resources to meet PPA goals- Gained practical exposure to clock tree synthesis, signal integrity, and DRC/LVS awarenessFunctional Verification- Developing SystemVerilog-based verification environments- Writing assertion-based checks using SystemVerilog Assertions (SVA)- Working with verification planning, functional coverage, and debug methodologies

EDUCATION

N/A

University of North Carolina at Charlotte

Master of Science - MS, Electrical Engineering

N/A

Amrita Vishwa Vidyapeetham

Bachelor of Technology - BTech, Electrical and Electronics Engineering

ABOUT VENKATA SAI VAMSHI KULLURU

VLSI-focused Electrical Engineer with hands-on experience in RTL design, Physical Design, and Functional Verification.Trained at Maven Silicon, with practical exposure to the complete Physical Design flow including floorplanning, placement, CTS, routing, congestion analysis, and timing closure. Currently working on SystemVerilog-based functional verification including testbench architecture, assertions (SVA), and coverage concepts.Strong academic foundation in CMOS VLSI and digital systems through an MS in Electrical Engineering from UNC Charlotte. Experienced in Verilog/SystemVerilog, STA, FSMs, and RTL debug. Prior industry experience at Infosys strengthened my engineering discipline, documentation, and root-cause analysis skills directly applicable to silicon bring-up and verification environments.Actively seeking entry-to-mid level roles in:• RTL Design• Physical Design• Functional Verification

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Venkata Sai Vamshi Kulluru — Physical Design & Verification Trainee at Maven Silicon in South Bend, IN, US | Unifers