Veerendra Budiredla
2025 Graduate | VLSI Physical Design Trainee | ASIC Backend | Synthesis to Sign-off | Synopsys ICC2 & DC | GVIM • LINUX • CMOS • TCL Scripting
- Role
- Trainee at Vlsiguru Training Institute
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Veerendra Budiredla
I am a 2025 graduate currently undergoing specialized training in the VLSI Physical Design domain, with a strong interest in ASIC implementation and backend design. My training focuses on both fundamental concepts and industry-relevant workflows used in modern chip design.I have built a solid foundation in Digital Design, CMOS basics, Linux, and TCL scripting, and I am gaining hands-on experience in Synopsys EDA tools. My exposure includes key Physical Design stages such as synthesis, floorplanning, power planning, placement, clock tree synthesis (CTS), routing, and sign-off checks, following standard industry flows.I am actively developing my problem-solving and debugging skills while working with tools like Synopsys Design Compiler and ICC2. Training on Cadence tools is planned and will be taken up shortly to further strengthen my multi-tool expertise.As a motivated fresher, I am eager to apply my knowledge, learn from industry experts, and contribute to real-world VLSI projects in a challenging and growth-oriented environment.
Experience
Trainee
May 2025 — Present · Bengaluru, IN
Education
Aditya College Of Engineering & Technology
Bachelor of Technology - BTech, Electrical, Electronics and Communications Engineering
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.