Veera Santhya Ranganathan
Hardware Design Engineer specializing in Circuit Design and Power Integrity Analysis at Eviden
- Role
- Hardware Design Engineer at Eviden
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
About Veera Santhya Ranganathan
Our team at Eviden thrives on the cutting-edge of server motherboard design, where I…
Experience
Hardware Design Engineer
Nov 2019 — Present · Bengaluru, IN
design of circuit based on the requirement and design of current limiting for the board- preparing schematic drawing using Cadence allegro concept HDL tool and Maintaining BOM for the boards- providing layout guidelinesto cad by reviewing IR DROP-performing POWER integrity analysis for the PCB Boards using Cadence Sigrity tool-Preparing detailed Board bring up test plans- Assiting for compliance testing-worked on cable drawing and selection of thickness-Database maintance in PLM.worked on below projects-Design of various power distribution board with different form factors- selection if components like current limiting IC,connectors, etc- IR DROP for power distribution board and intel CPU board- worked on sequencer which will help us to automate the system testing to find failures
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.