Veena K
IP Logic Design Engineer at Intel Technology India Pvt. Ltd
- Role
- Ip Logic Design Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Veena K
FPGA Silicon Design Engineer with 8+ years of experience in FPGA Development, RTL Design,…
Experience
Ip Logic Design Engineer
Feb 2022 — Present · Bengaluru, IN
Education
PES UNIVERSITY, BANGLORE
Master of Technology - MTech, VLSI Design
2015 — 2017
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.