Varun
RTL Design Engineer | ASIC/FPGA | VHDL, Verilog, AXI, SystemVerilog, UVM | DV
- Role
- Rtl Design Engineer at Eldaas Technologies
- Location
- Hassan, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Rtl Design Engineer
May 2025 — Present · Bengaluru, IN
Education
Rajeev Institute of Technology, HASSAN
Bachelor of Engineering - BE
2019 — 2023
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.