Varun Sv
Design Verification Engineer
- Role
- Senior Staff Engineer at Marvell Technology
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Varun Sv
I am a Design Verification engineer with 7+ years of experience. My work experience and skill set includes following.• Verification of ADAS Automotive Radar transceiver RFE Hard macro, V2X SoC for NXP Semiconductors, Wi-Fi SoC for Qualcomm Atheros• Having good working knowledge in AMBA-AHB, APB, AXI Protocol• Basic understanding on peripherals such as SDIO, I2C, SPI, UART and IO pads• GLS setup & debug, basics in Formal Verification using Cadence JasperGold (FPV & Connectivity)• Worked on creating test plan, functional & code coverage• Good knowledge of debugging issues at block level, sub-system and SoC levelLanguages & Methodology: C, Verilog, System Verilog and UVM
Experience
Senior Staff Engineer
Sep 2025 — Present · Bengaluru, IN
Education
Acharya Institute Of Technology
Bachelor’s Degree
2012 — 2016
Sandeepani- School of Embedded System Design
Professional Development Course in VLSI Design and Verification
2017 — 2017
St Marys Convent
High School
1998 — 2010
Acharya
Pre - University College
2010 — 2012
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.