Vandana Goel
Logic Design Engineering Manager at Intel, Hillsboro, OR
- Role
- Logic Design Engineering Manager at Intel
- Location
- Santa Clara, CA, US
- LinkedIn followers
- 500 followers
About Vandana Goel
25+ years of experience in technology, management and leadership with a demonstrated…
Experience
Logic Design Engineering Manager
May 2022 — Present · Hillsboro, OR, US
Education
Thapar Institute of Engineering and Technology, Patiala
BE, Electronics and Communication Engg.
1994 — 1998
Symbiosis Centre for Distance Learning, Pune
Post Graduate Diploma in Business Administration, Finance Management
2010 — 2012
Skills
- Asic
- Virtuoso
- Electrical Engineering
- Product Engineering
- Matlab
- Timing Closure
- Soc
- Logic Synthesis
- Static Timing Analysis
- Formal Verification
- Firmware
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.