Vamshi Sripathi

Junior Design Verification Engineer @Nano Scientific Research Centre

Hyderabad, TG, IN
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Jan 2025 — Present

Junior Design Verification Engineer @Nano Scientific Research Centre

View department →

Hyderabad, IN

EDUCATION

2018 — 2018

BC welfare Residential School (Nizamabad)

SSC

N/A

INSTITUTE OF AERONAUTICAL ENGINEERING

Bachelor of Technology - BTech, Electrical and Electronics Engineering

N/A

BC Welfare Residential junior College (Nizamabad)

Intermediate , Mathematics, Physics, Chemistry

ABOUT VAMSHI SRIPATHI

I’m a passionate VLSI Design Verification Engineer with hands-on experience in pre-silicon verification, focusing on performance analysis and debugging of memory. I enjoy building efficient verification environments.”Proficient in SystemVerilog, UVM, and RTL simulation. Experienced in debugging, testbench development, I focus on building reusable verification components, ensuring functional correctness, improving testbench efficiency, and Familiar with AXI and APB protocols.Currently enhancing my expertise in advanced UVM testbench design and continuously exploring new ways to make verification environments more reusable and scalable.

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Vamshi Sripathi — Junior Design Verification Engineer at Nano Scientific Research Centre in Hyderabad, TG, IN | Unifers