Vajram Ghantasala
Senior Director Engineering at Qualcomm
- Role
- Senior Director of Engineering at 高通
- Location
- San Diego, CA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Senior Director of Engineering
Dec 2023 — Present · Santa Clara County, CA, US
Education
Arizona State University
Masters, VLSI Design
2000 — 2001
Jawaharlal Nehru Technological University
Bachelors, Electronics and Communications
1995 — 1999
Skills
- Tcl
- Modelsim
- Rtl Design
- Timing Closure
- Asic
- Formal Verification
- System on a Chip (Soc)
- Dft
- Ic
- Hardware Architecture
- Very-Large-Scale Integration (Vlsi)
- Logic Synthesis
- Physical Verification
- Vhdl
- Systemverilog
- Mixed Signal
- Circuit Design
- Semiconductors
- Cmos
- Verilog
- Physical Design
- Digital Signal Processors
- Integrated Circuit Design
- Functional Verification
- Soc
- Static Timing Analysis
- Primetime
- Low-Power Design
- Arm
- Vlsi
- Cadence Virtuoso
- Perl
- Eda
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.