Vaishnav J
Senior Design Engineer at ARM | PhD Scholar at IIT Madras
- Role
- Senior Design Engineer at Arm
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Vaishnav J
Senior Digital Design Engineer with 6 years of experience having a strong foundation in VLSI and a proven track record of delivering silicon-proven RTL designs and architectural solutions for complex SoCs. Specialized in RTL Design, SoC Integration, and Static Timing Analysis with an expertise in designing hardware accelerators for complex algorithms, hardware security and design for test and debug. Holds a Master’s in Integrated Circuits and Systems from IIT Madras and is currently pursuing a PhD there.
Experience
Senior Design Engineer
Aug 2025 — Present · Bengaluru, IN
Education
College of Engineering Trivandrum
Bachelor of Technology (B.Tech), Electrical and Electronics Engineering
2015 — 2019
Loyola School Thiruvananthapuram
Plus 2, ISC
2004 — 2015
Indian Institute of Technology, Madras
Doctor of Philosophy - PhD, Integrated Circuits and Systems
2024 — 2029
Indian Institute of Technology, Madras
Master of Technology (M.Tech), Integrated Circuits and Systems
2020 — 2023
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.