Vaibhav Khamkar
Principal Engineer, PCIe/CXL Architect-Altera
- Role
- Principal Engineer at Intel
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Principal Engineer
Apr 2024 — Present · San Jose, CA, US
Education
D.Y.Patil College of Engineering
Bachelor of Engineering, Electronics
2000
VJTI
Diploma, Electronics
1993 — 1997
CDAC
Post Graduate Diploma, VLSI
Skills
- Soc
- Rtl Design
- Xilinx
- Systemverilog
- Processors
- Tcl
- Hardware Architecture
- Algorithms
- Fpga
- Asic
- Timing Closure
- Vhdl
- Verilog
- Embedded Systems
- Eda
- Vlsi
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.