Vaibhav Avachat
- Role
- Analog Design Engineer at Broadcom
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Vaibhav Avachat
Designed GPIO and LVDS IO for 16 nm FINFET Owned the design from schematic to…
Experience
Analog Design Engineer
Jul 2022 — Present
Working on the design of DDR and LPDDR TX/RX.
Skills
- Circuit Design
- Soc
- Standard Cell
- Analog
- Silicon
- Perl Script
- Verilog
- Microprocessors
- Asic
- Semiconductors
- Simulations
- Analog Circuit Design
- Design of Experiments
- Debugging
- Formal Verification
- Perl
- Cadence Virtuoso
- Integrated Circuit Design
- Mixed Signal
- Cmos
- Serdes
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.