Tony Kim
Asic Digital Design, Engineer @Synopsys Inc
Signup · Get unlimited contacts
WORK HISTORY
Asic Digital Design, Engineer @Synopsys Inc
Ottawa, ON, CA
Own the development and delivery of a production-ready C SDK for DDR PHY initialization, facilitating seamless integration of JEDEC-compliant memory controllers and PHYs for global Tier-1 SoC customers- Own the end-to-end packaging and release process for LPDDR4, 5, and 6 software stacks; developed automated tools to process code deltas and generate detailed release notes for external customers- Drive full silicon lifecycle involvement, collaborating with Architecture to define DFI training sequences and working with Analog/RTL teams to harden IP against PVT variations- Implemented advanced DFI (DDR PHY Interface) features, including frequency switching and low-power state transitions, ensuring high-speed signal integrity and protocol compliance.The Synopsys DDR PHY IP is complex design consisting of a combination of Digital, Analog,and Firmware components. It has been architected to provide customers with a highlyconfigurable and flexible DDRPHY implementation. This flexibility requires programming theDDRPHY IP in a configuration specific way which must support customer specific use models.To enhance the customer experiences and ensure a correct DDRPHY configuration, a ‘C’ basedtool has been developed. This tool has become essential for both customers and internal usersof the DDRPHY IP.
EDUCATION
Port Moody Secondary
BC Dogwood Diploma with Honours, High School/Secondary Diplomas and Certificates
University of Ottawa
Bachelor of Applied Science - BASc, Computer Engineering
Banting Middle School
French Immersion, French Language and Literature
SKILLS
ABOUT TONY KIM
I am an ASIC Digital Design and Firmware Engineer with a focus on the full silicon life cycle and high-performance memory subsystems. Currently at Synopsys, I specialize in the implementation and release of PhyInit for the global LPDDR4/5/6 customer base, bridging the gap between lead architecture and production-ready silicon.My professional journey is defined by a deep curiosity for how complex systems work—whether it\'s the protocol handshakes of a JEDEC-compliant memory interface, the cryptographic circuits of a naval vessel, or the full-stack architecture of enterprise software.Whether I am optimizing memory training sequences or designing assistive devices, my goal is to build reliable, high-impact technology that scales.
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.