Tamal Das
Analog and Mixed Signal Design || 18 US Patents || IEEE Senior Member
- Role
- Director of Engineering at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Tamal Das
My career has been a steady reminder that complex silicon keeps you humble—because the moment you start feeling confident, reality shows up with a brand-new failure mode and a deadline.By trade, I’m an analog/mixed-signal design leader with 15+ years building and validating 50+ SerDes test vehicles, delivering IP across storage, display, and networking—up to 224Gbps. I’ve spent a lot of time in post-silicon debug, customer escalations, and cross-functional global execution—where the real learning happens.I’ve learned that leadership isn’t about having all the answers—it’s about creating clarity when nobody does. I focus on teams that execute under uncertainty: crisp ownership, tight learning loops, honest risk burn-down, and calm escalation when things inevitably break.I started at Cosmic Circuits (later acquired by Cadence), where I learned strong fundamentals and the joy of building things that should work.At Samsung, I learned what “production reality” really means. I used to believe bench validation was the biggest proof—until I learned ATE matters even more for manufacturing. When ATE goes sideways, it’s a different kind of nightmare: limited analog visibility, fewer knobs, harder debug. And silicon validation teaches you something very specific: all the different ways things can go wrong.Somewhere in that environment, I learned how to sleep under immense pressure… and eventually how to thrive in it.Over the last two years, through multiple concurrent transitions, I’ve internalized a broader rule: whatever can go wrong, will go wrong—especially in roadmaps, dependencies, and org execution. So I plan for resilience: clearer ownership, earlier risk burn-down, fewer late surprises.Now at Krutrim, I work on high-speed interconnect / SerDes and increasingly AI datacenter connectivity, where silicon, package, test, and system constraints all collide in the real world.
Experience
Director of Engineering
Feb 2026 — Present · Bengaluru, IN
Education
Kalyani Govt. Engg. College, West Bengal University of Technology
BTECH, Electronics & Communication Engg.
2003 — 2007
Indian Institute of Technology, Kharagpur
MS(R), Micro-Electronics and VLSI
2007 — 2010
Kanchrapara Harnett High School
HS (10+2), Sceince
2001 — 2003
Kanchrapara Harnett High School
Madhyamik
1995 — 2001
Skills
- Cadence
- Ic
- Spectre
- C
- Vlsi
- Analog and Mixed Signal Design
- Spectremdl
- Analog Circuit Design
- Analog Vlsi Design
- Asic
- Unix Shell Scripting
- Semiconductors
- Verilog-a
- Very-Large-Scale Integration (Vlsi)
- Perl
- Embedded Systems
- Cmos
- Integrated Circuits (Ic)
- Application-Specific Integrated Circuits (Asic)
- Verilog
- Latex
- Cadence Skill
- Matlab
- Low-Power Design
- Analog
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.