Swapnil Srivastava
Senior Engineer- Design Validation at Silicon Labs || M.E. Embedded Systems || BITS Pilani
- Role
- Senior Engineer - Design Validation at Silicon Labs
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Swapnil Srivastava
Experienced in the Test development and characterization of Analog Modules (MCU) & …
Experience
Senior Engineer - Design Validation
Apr 2025 — Present
Education
Birla Institute of Technology and Science, Pilani
Master of Engineering - M.E.
2020 — 2022
Madan Mohan Malaviya University of Technology
Bachelor’s Degree
2014 — 2018
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.