Swapna Chanda
ASIC Physical Design,Staff Engineer at Synopsys India Pvt Ltd
- Role
- Asic Physical Design,staff Engineer at Synopsys Inc
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Swapna Chanda
9 plus years of experience in physical design from RTL to GDSII-Worked for 7nm, 10nm and 5nm technology nodes-Efficient in handling high count macro placement designs-Worked on PV, IR and EM checks and fixes-EDA TOOLS: ICC, ICC2, INNOVUS, FC-Compiler, PrimeTime, Calibre and Design Compiler-HDL Languages: Verilog-Programming Languages: Basic knowledge in C, C#.
Experience
Asic Physical Design,staff Engineer
Feb 2024 — Present
Education
Jawaharlal Nehru Technological University
Bachelor of Technology (B.Tech.), Electronics and communications engineering
2008 — 2012
Jawaharlal Nehru Technological University
Master’s Degree, VLSI & EMBEDDED SYSTEMS
2013 — 2015
New Pragna High school
High School, SSC
Nalanda junior college,Kodad
Intermediate
Skills
- Physical Design
- Static Timing Analysis
- Asic
- Verilog
- C
- Vlsi
- Cmos
- Embedded Systems
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.