Suyog Chutke
Principal Engineer at Marvell Technology
- Role
- Principal Engineer at Marvell Technology
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Suyog Chutke
Experince in ASIC verification and Mixed Signal verification. Experince of…
Experience
Principal Engineer
Apr 2022 — Present · Bengaluru, IN
Education
CDAC
PG Diploma in VLSI Design, VLSI Design
2005 — 2005
Indian Institute of Science (IISc)
PG Diploma, Digital Design
2006 — 2006
College of engineering badnera
BE, Electronics & Telecommunication
2000 — 2004
Skills
- Mixed Signal
- Static Timing Analysis
- Rtl Verification
- Amba Ahb
- Very-Large-Scale Integration (Vlsi)
- Application-Specific Integrated Circuits (Asic)
- Functional Verification
- Soc
- Integrated Circuit Design
- Verilog
- Vhdl
- Asic
- Modelsim
- Rtl Design
- Vlsi
- Open Verification Methodology
- Perl
- Eda
- Systemverilog
- System on a Chip (Soc)
- Debugging
- Universal Verification Methodology (Uvm)
- Semiconductors
- Ncsim
- Rtl Coding
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.