About Sundeep K.
Timing Is Everything
Experience
Present
Skills
- Primetime
- Application-Specific Integrated Circuits (Asic)
- Physical Verification
- Lvs
- Ic
- Semiconductors
- Layout Versus Schematic (Lvs)
- Magma Talus
- Rtl Design
- Formal Verification
- Floorplanning
- Rtl Coding
- Apache
- Conformal Lec
- Pnr
- Cts
- Design Rule Checking (Drc)
- Vhdl
- Verilog
- Timing Closure
- Perl
- Eda
- Static Timing Analysis
- Formality
- C
- Vlsi
- Soc
- Calibre Drc
- Debugging
- Integrated Circuit Design
- Talus
- Asic
- Tcl
- Calibre Lvs
- Physical Design
- Soc Encounter
- Drc
- Magma
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.