Sumit Patil
Lead Design Engineer at NXP Semiconductors
- Role
- Lead Design Engineer at 恩智浦半导体
- Location
- Pune, MH, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Sumit Patil
Have worked in major industry standard EDA tools in backend ASIC Need to analyze…
Experience
Lead Design Engineer
Dec 2019 — Present · Bengaluru, IN
Education
Vishwakarma Institute Of Technology
Bachelor of Education (B.Ed.)
2004 — 2008
Skills
- Debugging
- Physical Ic Layout
- Xilinx
- Physical Design
- Analog
- Rcs
- Emi
- Semiconductors
- Antenna Placement
- Physical Verification
- System Verilog
- Modelsim
- Vlsi
- Vhdl
- Signal Integrity
- Verilog
- Emc
- Rtl Design
- Eda
- Rf
- Antenna Design
- Labview
- Static Timing Analysis
- Analog Layout
- Soc
- Fpga
- Asic
- Logic Synthesis
- Power Integrity
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.