Subham Datta
Working in Hi-Speed Protocols
- Role
- Lead Design Engineer at Cadence
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Subham Datta
5+ year experience in Analog and Mixed Signal Design Verification (MSDV)- Analog mixed signal block modelling with VerilogAMS, SystemVerilog RNM,Wreal and Verilog- Worked on Power-Management blocks(LDOs, Level Shifters,Bandgap)- Worked on SAR ADC, PLL and PA cosim-Worked on Safety IOS blocks, Failsafe blocks-Powerup sequences- DMS/AMS co-simulations- Familiar with UVM,SV testbench - Wrote C testcase for Cortex M based SOC to verify different mixed signal blocks(LDOs,PLL,ADC)- Familier with Cadence virtuoso, Xcelium, Questa sim
Experience
Lead Design Engineer
Nov 2023 — Present · Bengaluru, IN
Education
Sikkim Manipal Institute of Technology
Bachelor of Technology, Electrical, Electronics and Communications Engineering
2014 — 2018
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.