Srirama Murty Baratam
Engineering Project Manager - Analog Layout - Ex-TIer
- Role
- Engineering Project Manager - Analog Layout at Capgemini
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Srirama Murty Baratam
20+ years of rich experience in Analog Layout Engineering and Board level design.Expertise in analog layout designing & implementing processes that will enable organization to consistently meet and enhance customer satisfaction.Adept in planning & controlling the design & development operations. Skills in conceptualizing and effecting process initiatives to enhance efficiency and productivity.Ability to manage cross functional activities & enhance process operations to achieve organizational objectives.An effective communicator with excellent relationship management skills and strong analytical, problem solving & organizational abilities. Possess a flexible & detail oriented attitude.Adept in maintaining the overall operations for executing projects involving scoping, design & architecture, resource mobilization, execution within cost & time parameters.
Experience
Engineering Project Manager - Analog Layout
Apr 2018 — Present · Bengaluru, IN
Responsibilities•Technical Hands on work contribution along with the Team •Coordinate internal resources and third parties/vendors for the flawless execution of projects•Ensure that all projects are delivered on-time, within scope and within budget•Developing project scopes and objectives, involving all relevant stakeholders and ensuring technical feasibility•Ensure resource availability and allocation•Develop a detailed project plan to track progress•Use appropriate verification techniques to manage changes in project scope, schedule and costs •Measure project performance using appropriate systems, tools and techniques•Report and escalate to management as needed•Manage the relationship with the client and all stakeholders•Perform risk management to minimize project risks•Establish and maintain relationships with third parties/vendors•Create and maintain comprehensive project documentation
Education
Manipal Academy of Higher Education
Master of Science (M.S.), Microelectronics
2010 — 2012
MVGR College of Engineering
Bachelor of Technology (B.Tech.), Electrical, Electronics and Communications Engineering
2000 — 2004
Skills
- Static Timing Analysis
- Drc
- Microsoft Office
- Vlsi
- Linux
- Application-Specific Integrated Circuits (Asic)
- Electronics
- Very-Large-Scale Integration (Vlsi)
- Soc
- Asic
- System on a Chip (Soc)
- Semiconductors
- Cmos
- Integrated Circuits (Ic)
- Physical Design
- Mixed Signal
- Project Management
- Product Development
- Perl
- Eda
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.