Sriram Ramesh
- Role
- Cpu Design Verification Engineer at Qualcomm
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Sriram Ramesh
Master\'s Student in Portland State University. Diploma in \"VLSI Design and…
Experience
Cpu Design Verification Engineer
Jan 2019 — Present
Skills
- Physical Design
- Formal Verification
- Python
- Dft
- Linux
- Field-Programmable Gate Arrays (Fpga)
- Vlsi
- Matlab
- Very-Large-Scale Integration (Vlsi)
- Unix
- Fpga
- Turbo C++
- Universal Verification Methodology (Uvm)
- Debugging
- Application-Specific Integrated Circuits (Asic)
- Verilog
- Systemverilog
- Asic
- Perl
- Computer Architecture
- Soc
- Static Timing Analysis
- Functional Verification
- Emulation
- System on a Chip (Soc)
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.