Srinivas Parla
Analog layout, Tech Lead at Intel
- Role
- Analog Layout at Intel
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Analog Layout
Sep 2016 — Present · Bengaluru, IN
Education
BITS Pilani
M.E
2010 — 2012
Skills
- Asic
- Pll
- Physical Verification
- Vlsi
- Physical Design
- Cadence Virtuoso
- Cmos
- Floorplanning
- Static Timing Analysis
- Lvs
- Ic
- Drc
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.