Srinivas B
Design verification Engineer at Capgemini engineering | PCIe | GLS | AXI | JTAG | IP/SoC Verification
- Role
- Design Verification Engineer (Associate Ii) at Capgemini Engineering
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Srinivas B
Looking for a job in VLSI Design & Verification. Willingness to learn and explore new…
Experience
Design Verification Engineer (Associate Ii)
Feb 2022 — Present · Bengaluru, IN
Education
JAIN INSTITUTE OF TECHNOLOGY, DAVANAGERE
Bachelor of Engineering - BE
2016 — 2020
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.